Abslrac-To decrease power consumption without affecting circuit speed, several power supply voltages are used in modem high performance ICs such as microprocessors. To maintain the impedance of a power distribution system below a specified level, multiple dewupling capacitors are placed at different levels of the power grid hierarchy. The system of decoupling eapacitors used in power distribution systems with multiple power supplies is the focus of this paper. The dependence of the impedance on the power distribution system parameters is investigated. Design techniques to cancel and shift the antiresonant spikes out of range of the operating frequencies are presented.
I. INTRODUCTION
Power dissipation has become a critical design issue in high performance microprocessors as well as battery powered and wireless electronics, multimedia and digital signal processors. and high speed networking. An effective way to reduce power consumption is to lower the supply voltage. Reducing the supply voltage, however, increases the circuit delay [I] . The increased delay can be compensated by changing the critical paths with behavioral transformations such as parallelization or pipelining 121. The resulting circuit consumes less power while satisfying global throughput consmints at the cost of increased circuit area.
Recently, the use of multiple on-chip supply voltages has become common practice 131. This strategy has the advantage of allowing modules along the critical paths to operate with the highest available voltage level (in order to satisfy target timing constraints) while permitting modules along the non-critical paths to use a lower voltage (thereby reducing energy consumption). In this manner, the energy consumed is decreased without affecting circuit speed. This scheme tends to result in smaller area as compared to parallel architectures. The problem of using multiple supply voltages to reduce This research was supported in pan by [ A power distribution network is a complex multi-level system. The design of a power distribution system with multiple supply voltages is the primary focus of this paper. The influence of a second supply voltage on a system of decoupling capacitors is also investigated. The paper is organized as follows. The impedance of a power distribution system with multiple supply voltages is described in Section II. A case study of the dependence of the impedance on the power distribution system parameters is presented in Section Ill. Some specific conclusions are summarized in Section IV. a system. The impedance of a power distribution system with multiple power supplies is described in subsection 11-A. The dependence of the impedance on the power distribution system is investigated in subsection II-B.
IMPEDANCE OF A POWER DISTRIBUTION SYSTEM

A. Impedance of a Power Distribution System
A model of the impedance of a power distribution system with two supply voltages is shown in Fig. 1 
Impedance of power distribution system with W O supply voltages
The impedance of the power distribution system shown in and s = j w is a complex frequency.
The minimum power distribution system impedance is limited by the Effective Series Resistance (ESR) of the decoupling capacitors. For on-chip applications, the ESR includes the p xasitic resistance of the deconpling capacitor and the resistance of the power distribution network connecting a decoupling capacitor to a load. The resistance of the on-chip power distribution network is greater than the parasitic resistance of the on-chip decoupling capacitors. For on-chip applications, therefore, the ESR is represented by the resistance of the power delivery system. Conversely, for printed circuit board (PCB) applications, the resistance of the decoupling capacitors dominates the resistance of the power delivery system. In this case, the ESR is primarily the resistance of the decoupling capacitors. In order to achieve a target impedance as described by (I), multiple decoupling capacitors are placed at different levels of the power grid hierarchy [6].
As described in [I I], the ESR of the decoupling capacitors does not change the location of the poles and zeros of the power distribution system impedance. Only the damping factor of the RLC system formed by the decoupling capacitor is affected. Representing a decoupling capacitor with a series LC network, the impedance of the power distribution system with dual power supply voltages is C2, the greater part of the decoupling capacitor C3 is connected in parallel with C 1 . Alternatively, by decreasing the impedance Zz, the greater part of Z3 is connected in parallel with Z1, reducing the impedance of the power distribution system as seen from the load of the power supply Vddl. The value of a parasitic capacitance is typically much smaller than a decoupling capacitor such as Cl and C3. The decoupling capacitor Cz can be chosen to be equal to or greater than C l and C3. Depending upon the placement of the decoupling capacitors, the ESL can vary from 50nH at the power supply to almost negligible values on-chip. The ESL includes both the parasitic inductance of the decoupling capacitors and the inductance of the power delivery system. For on-chip applications, the inductance of the decoupling capacitors is much smaller than the inductance of the power distribution network and can be ignored. At the board level, however, the parasitic inductance of the decoupling capacitors dominates the overall inductance of a power delivery system. For these reasons, the model shown in Fig. 2 is applicable to any hierarchical level of a power distribution system from the circuit board to on-chip.
To maintain the impedance of a power distribution system below a specified level, multiple decoupling capacitors are placed at different levels of the power grid hierarchy. Capacitors of different values connected in parallel produce a peak between the two minimum capacitor values. The peak is formed when one capacitor behaves inductively while the other capacitor behaves capacitively. Such a phenomenon is called antiresonance [7] .
Antiresonance is highly undesirable because at a particular frequency, the impedance of a power distribution network can become unacceptably high. To cancel the antiresonance at a given frequency, a smaller decoupling capacitor is placed in parallel, shifting the antiresonance spike to a higher frequency.
This procedure is repeated until the antiresonance spike appears at a frequency out of range of the system operating frequency.
Another technique for shifting the antiresonance spike to a higher frequency is to decrease the ESL of the decoupling capacitor. The dependence of the impedance of a power distribution system on the ESL is discussed below.
To determine the location of the antiresonant spikes, the roots of the denominator of (4) are evaluated. One pole is located at w = 0. Two other poles are located at frequencies, To shift the poles to a higher frequency, the ESL of the decoupling capacitors must be decreased. If the ESL of the decoupling capacitors is close to zero, the impedance of a power delivery network will not produce overshoots over a wide range of operating frequencies. Expression (5) shows that by minimizing the decoupling capacitor Cz between the two supply voltages, the operating frequency of the overshoot-free impedance of a power delivery network can be increased.
The dependence of the power distribution system impedance on the ESL of CZ is shown in Fig. 3(a) . Note the strong dependence of the antiresonant frequency on the ESL of the decoupling capacitor located between Vddl and Vda. As discussed above, the location of the antiresonant spike is determined by the ESL ratio of the decoupling capacitors. The magnitude of the antiresonance is determined by the total ESL of Cl, C,, and C3, as shown in Fig. 3(b) .
(a) By changing the ESL of the dewupling capacitor placed between the two pawer supplies, the ESL ratio of the capacitors changes and the antksanant spike appean at different frequencies without decreasing the impedance af the paw" distriblion system. RI = Rz = R3 = 10mR. CI = C3 = IO@, Cz = InF,and LI = Ls = InH.
@) The total ESL of P system should be decreased to lower bath the impedance and the amplitude of the antiresonant spike. RI = Rz = R3 = lOmR, Cl = C3 = lOnF, Cz = I@, and L I = Lz = L3 = L. By lowering the system inductance, the quality factor is decreased. The peaks become wider in frequency and lower in magnitude. The amplitude of the antiresonant spikes can be decreased by lowering the ESL of all of the decoupling capacitors within the power distribution system. As shown in Fig. 3(b) , decreasing the parasitic inductance of all of the de-coupling capacitors of the system reduces the peak magnitude. When the parasitic inductance of Cz is similar in magnitude to the other decoupling capacitors, from (3). the poles and zeros do not cancel, affecting the circuit behavior. The zero at the resonant frequency of a system (the minimum value of the impedance) decreases the antiresonant spike. The closer the location of an antiresonant spike to the resonant frequency of a system, the greater the influence of a zero on the antiresonance behavior. Fro'm a circuit perspective, the more similar the ESL of each capacitor, the smaller the amplitude of the antiresonant spike. Decreasing the inductance of the decoupling capacitors has the same effect as increasing the resistance. Increasing the parasitic resistance of a decoupling capacitor is limited by the target impedance of the power distribution system and is therefore not recommended. Decreasing the inductance of a power distribution system is highly desirable and, if properly designed, the inductance of a power distribution system can be significantly reduced [IZ].
-111. CASE STUDY The dependence of the impedance on the power distribution system parameters is described in this section to quantitativelyillustrate the concepts presented in Section 11. An on-chip power distribution system is assumed in this example. The ' total budget of on-chip decoupling capacitance is distribu!ed among the low voltage power supply (Cl = 10 nF). high voltage power supply (C3 = 10 nF), and the capacitance placed between the two power supplies (Cz = -1 nF). The ESR and ESL of the power distribution network are chosen to be equal to 0.1 ohms and 1 nH, respectively. The target impedance is 0.4 ohms.
For typical values of an example power distribution system, an antiksonant spike is produced at approximately 100 ivlHz with a magnitude greater than the target impedance, as shown in Fig. 4 . According to (5). to shift the antiresonant spike to a higher frequency, the capacitor C2 should be decreased. As.
Cz is decreased to 0.3 nF, the antiresonant spike appears at a higher frequency, approximately 158 MHz, and is of higher magniiude. To further decrease the impedance of a power distribution system wilh multiple power supply voltages, the total ESL of the decoupling capacitors should be decreased. As the total ESL of the System is decreased to 0.1 nH, the impedance of the power distribution system is below the target impedance over a wide frequency ringe, .from approximately 40 MHz to 1 GHz.
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Iv. CONCLUSIONS
It has become common practice to use multiple on-chip . . power supply voltages to reduce power dissipation without degrading system speed. To maintain the impedance of a power distribution system below a specified impedance, multiple decoupling capacitors are placed at, different levels of the . power grid hierarchy. The decoupling capacitors are placed both with progressively decreasing value to shift the peak antiresonance beyond the maximum operating frequency and with increasing ESR to control the damping characteristics and broaden the frequency range of the antiresonant spikes with an amplitude below the target impedance. Another strategy is to limit the magnitude of the antiresonant spike by reducing the ESL of all of the decoupling capacitors. Fig. 4 . The impedance of a p e r distribution system with dual paver supply voltages as a function of frequency, RI = R2 =. R3 = 100mR. C, = C3 = lo&, Cz = 1°F. and L1 = L2 = La = InH. We impedance of the example p e r distribution network produces an antiresonant spike with a magnitude greater than the targel impedance (the solid line). We anliresonant spike is shifted to a higher frequency with a larger mignitude by decreasing Cz to 0.3 nF (the dashed-dotted line). By decreasing the total ESL of the system, the impedance can be maintained bel-Ihe target impedance over a wide freqequency range. f mom approximately 40 MHz to I GHZ (the dashed line).
